日韩精品无中出,日韩无码中文字幕,404大片网站,夜夜去综合,h8精品做爰视频在线,av不太卡,懂色中文字幕区,九九视频精品十二,国产熟妇丰满熟妇

job requirements:

1. Major in electronics or related fields, with a bachelor's degree or above, and at least 3 years of work experience in technical positions;

2. Possess FAE or R&D experience in chip original manufacturers, solution companies, or complete machine enterprises;

3. Proficient in C language, familiar with Keil/AR development environment, and mastered MCU architectures such as 8051 and PIC;

4. Familiar with schematic design, 2-4 layer PCB layout, and proficient in using common electronic instruments;

5. Possess the ability to develop peripherals, troubleshoot issues, translate requirements, and independently write technical documentation;

6. Strong learning ability, good communication and collaboration skills, able to clearly convey design constraints, proactive.

Job Responsibilities:

1. Product training: product training for clients, and product training for sales personnel before the promotion of new products;

2. Product selection: Recommend suitable chips and solutions based on customer needs, and explain the technical solutions;

3. Technology development and debugging: Develop low-level drivers, optimize code, implement peripheral functions, and write unit test cases; assist customers in completing new project verification, prototype debugging, resolving test anomalies, improving yield, and promoting mass production;

4. Customer complaints and production support: Lead customer complaint analysis, complete 8D reports and solutions, and follow up on implementation; cooperate with customers to debug circuits, solve production problems, and provide on-site technical support; solve key technical issues such as low power consumption and anti-interference;

5. Testing and Coordination: Cooperate with the Design Department to complete application testing of competitive products and new products, and produce promotional demos; assist the Production Department in coordinating with factories to debug testing programs and confirm testing quality;

6. Product upgrade and new product planning suggestions: Summarize and organize product application scenarios, application pain points, common defects, and other issues to provide information reference for product improvement and innovation;

7. Product optimization and documentation: Summarize product application pain points, common defects, etc., to provide reference for product upgrades and planning; output application descriptions, debugging guides, and other related technical documents;

8. Customer maintenance: Establish trust relationships with key customer R&D teams and explore new needs.

fringe benefits:

1. Salary negotiable;

2. Five day 8-hour system, weekends off;

3. Enjoy statutory holidays, annual leave, marriage leave, funeral leave, sick leave and other benefits in accordance with the law;

4. Purchase five insurances and one housing fund: including basic medical insurance, pension insurance, work-related injury insurance, unemployment insurance, maternity insurance, and housing provident fund;

5. Annual salary adjustment and year-end bonus payment;

6. There is a monthly attendance bonus of 200 yuan;

7. The company provides accommodation;

8. Rich leisure activities (afternoon tea, travel, meals, annual meetings, etc.);

9. The company provides a broad technical platform, a comprehensive training system, and a promotion mechanism;

10. The working environment is beautiful, the geographical location is superior, and it is near the subway station and bus stop.

Contact: Miss Xu

Phone: 0755-83190557

Email: xuyue@csc-ic.com

job requirements:

1. Major in electronic information engineering or integrated circuit-related fields, with a bachelor's degree or above, and at least 3 years of experience in the full ASIC development process. Prior experience leading a complete tape-out project is preferred;  

2. Proficient in Verilog/SystemVerilog, and mastered the entire EDA tool flow, including RTL design, synthesis (DC), static timing analysis (STA), etc;  

3. Familiar with low-power design techniques (such as Power Gating, Multi-VDD), and possess experience in optimizing small-area circuits (such as gated clock reduction);  

4. Possess independent problem-solving skills and be capable of independently completing the closed-loop development from specification to mass production;  

5. Possess cross-departmental communication skills and be able to clearly convey design constraints to the team.

Job Responsibilities

1. Lead the definition of chip specifications, develop an architecture scheme that balances PPA (performance, power, area) according to scenario requirements, and output design constraint documents;  

2. Complete the micro-architecture design of key modules independently, and clarify the timing convergence path and low-power strategy;  

3. Write ETL code independently and complete functional simulation, address code coverage and assertion verification issues, and output verification reports;

4. Guide the layout design team to complete placement and routing, solve backend issues such as timing violations and crosstalk, and ensure that the chip area and yield meet standards;  

5. Collaborate with the verification team to optimize test cases and provide debugging support (such as root cause analysis of anomalies);

6. Lead the development of chip testing solutions (such as ATE machine debugging), analyze mass production failure cases, and iterate on design (such as ESD protection optimization);

7. Write technical specifications, DFT (Design for Testability) documents, and troubleshooting manuals, and establish a module-level IP reuse library.

Welfare

1. Salary is negotiable;  

2. Five-day workweek with 8 hours per day, and two-day weekend;  

3. Enjoy statutory holidays, annual leave, marriage leave, funeral leave, sick leave and other benefits in accordance with the law;  

4. Purchase of five insurances and one fund: including basic medical insurance (first-tier), endowment insurance, work-related injury insurance, unemployment insurance, maternity insurance, and housing provident fund;  

5. Regular salary adjustments once a year and the distribution of year-end bonuses;  

6. There is a monthly attendance bonus of 200 yuan;  

7. The company provides accommodation;  

8. Diverse extracurricular activities (afternoon tea, travel, team dinners, annual meetings, etc.); monthly birthday parties, afternoon tea, as well as badminton and table tennis activities, enriching employees' leisure time;  

9. The company provides a broad technical platform, a comprehensive training system, and a promotion mechanism;  

10. The working environment is beautiful, and the location is advantageous, being near a subway station and a bus stop.

Contact: Miss Xu

Phone: 0755-83190593

Email: xuyue@csc-ic.com